

FIG. 1





FIG. 2

FIG. 3





FIG. 4




FIG. 5





FIG. 7





FIG. 8

Controlled buffer

FIG. 9



Tristate buffer

FIG. 16A




FIG. 16B

Barrel Shifter







Figure 10



a) NAND gate



b) NOR gate



c) AND-OR-Invert gate
out = not (A.B | C.D)

Figure 11




FIG. 12




Figure 13




Figure 14





Figure 15






FIG. 17




FIG. 18